

KESTX03 is a single chip ASK (Amplitude Shift Key) transmitter IC. It is designed to operate in a variety of low power radio applications including keyless entry, general domestic and industrial remote control RF tagging and local paging systems. The transmitter offers a high level of integration and performance.

The basic architecture utilises a crystal reference oscillator, an integrated frequency multiplying PLL and a power output stage. The design is centred around the popular 433.92MHz operating frequency and particular emphasis has been placed on low current drain, including a power-down feature which greatly increases battery life.

#### FEATURES

- Low supply Current
- Full Power down feature
- Adjustable output power level
- Low external part count
- Fully integrated VCO, PLL and Power Amplifier
- On-frequency flag (PLL lock indicator)
- 2 V operation
- PA/VCO interlock prevents unwanted transmission




Figure 1 Pin connections - top view

#### ABSOLUTE MAXIMUM RATINGS

Supply voltage	$V_{EE} -0.5$ to TBA
Storage temperature	-55 to +150°C
Junction temperature	-55 to +150°C
Voltage on any pin	$V_{EE} -0.5$ to $V_{CC} +0.5$ V

#### ORDERING INFORMATION

KESTX03/KG/MPAD (Tape and Reel)  
KESTX03/KG/MPAS (Tubes)




Figure 2 block diagram

## KESTX03

### ELECTRICAL CHARACTERISTICS Operating conditions

These characteristics are guaranteed over the following conditions (unless otherwise stated):

$T_{AMB} = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.0\text{V}$  to TBA. These characteristics are guaranteed by either production test, characterisation and or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Parameter	Symbol	Value			Units	Conditions
		Min	Typ	Max		
Power Supply voltage	$V_{CC}$ KG	2.0		TBA	V	
Ambient temperature	$T_{AMB}$ KG	-20		85	$^{\circ}\text{C}$	

### ELECTROSTATIC PROTECTION

Standard ESD protection has been applied to all pins to meet the 2kV all pins - human body model

### ELECTRICAL CHARACTERISTICS DC

These characteristics are guaranteed over the following conditions (unless otherwise stated):

$T_{AMB} = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.0\text{V}$  to TBA. These characteristics are guaranteed by either production test or design

Parameter	Symbol	Value			Units	Conditions
		Min	Typ	Max		
Supply current standby mode	$I_{CC1}$			5	$\mu\text{A}$	PD= 0V; $V_{DATA}=0\text{V}$ Low
Supply Current PLL enable/transmit space	$I_{CC2}$			5	mA	PD= High; $V_{CC} = 2.0\text{V}$ (PA OFF)
Supply current PLL enable/transmit mark	$I_{CC3}$			TBA	mA	PD = High; $V_{CC} = 2.0\text{V}$ RF power into $50\Omega$ ; -TBA
Supply current PLL enable/transmit space Supply current	$I_{CC4}$			5	mA	PD = High $V_{CC} = \text{TBA}$
PLL enable/transmit mark	$I_{CC5}$			TBA	mA	$V_{CC} = \text{TBA}$ , 434MHz PD = High; RF power into $50\Omega = \text{TBA}$
PD transmit enable	$V_{PDH}$	$V_{CC} - 0.5$		$V_{CC} + 0.2$	V	
PD transmit	$V_{PDL}$	$V_{EE} - 0.2$		0.5	V	
PD input bias current	I		TBA		$\mu\text{A}$	PD voltage = TBA
Data pin input logic high	$V_{ih}$	$0.7V_{CC}$		$V_{CC} + 0.5$	V	$I_{INI} = +100\mu\text{A}$ (Max)
Data pin input logic low	$V_{il}$	$V_{EE} - 0.3$		$0.5V_{CC}$	V	$I_{INI} = -100\mu\text{A}$ (Max)

Notes:- The maximum supply is directly related to  $I_{mod}$  and hence the output power level.

**ELECTRICAL CHARACTERISTICS DC**

These characteristics are guaranteed over the following conditions (unless otherwise stated):

$T_{AMB} = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.0\text{V}$  to TBA. These characteristics are guaranteed by either production test, characterisation or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Parameter	Symbol	Value			Units	Conditions
		Min	Typ	Max		
Output power into 50Ω at fundamental (see note 1)	PFR <sub>p</sub>	TBA	-10	TBA	dBm	R <sub>p</sub> =TBA; F <sub>o</sub> =434MHz V <sub>cc</sub> = 2.0V; Fo
Output power into 50Ω at fundamental (see note 1)	PFR <sub>p</sub>	TBA	0	TBA	dBm	R <sub>p</sub> =TBA; F <sub>o</sub> =434MHz V <sub>cc</sub> =2.0V
Output power into 50Ω at fundamental (see note 1)	PFR <sub>p</sub>	TBA	0	+10	dBm	R <sub>p</sub> =TBA F <sub>o</sub> =434MHz V <sub>cc</sub> = TBA
Output power at 2 x fundamental into 50Ω (see notes 1 & 2)				TBA	dBc	R <sub>p</sub> = TBA; F <sub>o</sub> = 434MHz
Output power at 3x fundamental and all other spuri into 50Ω (see note )				-11	dBc	R <sub>p</sub> = TBA; F <sub>o</sub> = 434MHz
Phase detector gain	PDG		16		μA/rad	
Extinction ratio (see note 3)	ER	40			dB	
VCO gain	G <sub>vco</sub>	70	260	450	MHz/V	
PDH settling time (see note 4)	T <sub>xe</sub>			5.0	ms	
Output sidebands due to reference frequency (see note 5)	SB		-40		dBc	F <sub>o</sub> = 434MHz
30dB Data Pulse rise time	T30R		380		ns	When keyed set externally C 6 = TBA
30dB Data pulse fall time	T30F		430		ns	
VCO operating frequency		TBA	434	TBA	MHz	
Lock Detect High	LDH	V <sub>cc</sub> -0.3			V	I = TBA μA
Lock Detect Low	LDL			V <sub>EE</sub> + 0.3	V	I = TBA μA
Max Data Rate			100		KBits/s	
Tx output phase noise at 1MHz offset	PHNZ		-85		dBc/Hz	see Table (page 5)

## Notes:

- Limits can only be established after full characterisation of the part.
- The spuri are specified relative to the fundamental measured in a 300KHz resolution bandwidth
- Extinction ratio is defined as the ratio of the output power for (SPACE) to output power for (MARK) measured at the output operating frequency.
- Regulatory issues demand that transmission does not take place until the PLL has acquired lock and the VCO is operating at its final output frequency. This requirement demands that pin LIND is set high at least T<sub>xe</sub> ms prior to the transmission of any data. This value is dependent on the PLL loop bandwidth and hence on the value of the external loop filter component values. The specification value above is for the loop filter components shown in the applications diagram (Figure 5)
- Sidebands on the output due to the PLL reference are a function of the PLL loop bandwidth and the application. Reducing the closed loop bandwidth of the PLL loop will aid in reducing the level of the reference spuri.

# KESTX03

## PIN LISTING

Signal	Description	Signal	Description
XTAL1	Crystal oscillator	LIND	Lock indicator
XTAL2	Crystal oscillator	PWRC	Output Power Control
DATA	Input data	VCCPA	Power amplifier positive supply
PD	Power Down/Power up	VEEPA	Power amplifier ground
OUT	Power amplifier output/antenna interface (complementary output)	VEE1	PLL ground
OUTB	Power amplifier output/antenna interface (complementary output)	VCC	Positive supply
LF	Phase detector output	DSB	Data sideband suppression

### DESCRIPTION

When the IC is enabled a phase locked loop locks the output of the VCO to a multiple of a crystal reference input. The output of the VCO operates at the final output frequency and is the input to a power amplifier stage. The power amplifier directly drives the antenna.

The DSB pin allows control of the rise and fall times of the envelope.

### RF Oscillator

The RF oscillator consists of a VCO locked to a crystal oscillator using a phase locked loop (PLL). This consists of a divider, phase detector frequency reference and a loop filter.

### Dividers

A divide by 32 prescaler is present in the PLL feedback loop. The final output frequency is thus  $F_o = 32 \times \text{Fref}$ . e.g.

$$XTAL = \frac{433.92\text{MHz}}{32} = 13.56\text{MHz}$$

### Phase detector

The phase detector used is a phase frequency detector (PFD) with a current (charge pump) output. This phase detector has a triangular characteristic for an input phase error,  $\theta_e$ , in the range  $-\pi < \theta_e < \pi$ . The charge pump provides an output current in the range  $\pm 100\mu\text{A}$  and hence gives a phase detector gain of  $(100/2\pi) \mu\text{A/rad}$  ( $16\mu\text{A}$ ).

The advantage of the PFD over a pure phase detector is that it is also a frequency discriminator and will always lock the loop irrespective of the initial frequency offset. The PLL loop characteristics such as lock-up time, capture range, loop bandwidth and VCO reference sideband suppression are controlled by the external loop filter (C3, C2 and R2).

For certain applications spurious sidebands at the reference frequency must be adequately suppressed and so a 3rd order loop is recommended.

### VCO

To minimize external component costs the VCO is fully integrated. The frequency of the VCO is controlled by the voltage on pin LF.

### Reference crystal oscillator

A single transistor Colpitts crystal oscillator provides a reference clock for the PLL.

The oscillator is configured for parallel resonant operation in the fundamental mode (typical operating frequency of 3–7MHz) and the crystal used should be specified for a specific parallel load capacitance. The crystal is connected between pins XTAL2 and VEE1 with external components as shown in Figure 5.

Alternatively, a reference clock can be provided by an external source  $\sim 200\text{mV p-p}$ , a.c. coupled into pin XTAL2.

### Output stage (PA)

The input signal at pin DATA produces ON OFF Keying (OOK) modulation of the VCO frequency output at pins OUT and OUTB. This is achieved by on-off keying of the bias current in the output power amplifier stage. The output of the PA is a balanced output (pin OUT and OUTB) and is current source driven (open collector outputs). The outputs of which should be D.C. referenced to a positive supply voltage (anticipated to be VCC in most applications). The current source outputs can drive a PCB antenna directly (Figure 5) or if a higher output power is required on limited supply headroom via a simple impedance transforming network. A balanced output stage is used as it automatically suppresses the even order harmonics of the fundamental. Of particular importance for the European application is suppression of the 2nd harmonic (due to regulatory issues concerning spurious outputs). In order to obtain the benefits of this output stage it is essential to use a balanced antenna.

### Power up

In the intended application it is expected that the transmitter will spend a large proportion of time in “stand by” not transmitting data. To maximise battery life it is important that very little quiescent current is taken in this mode.

The “stand by mode” is selected by setting pin PD LOW and similarly the transmitter is enabled by setting PD HIGH.

The voltage on PD should not exceed Vcc by more than 0.2Volts.

From an application standpoint the PD pin should be decoupled to prevent high frequency noise directly coupling into the IC power supply. Since PD enables the PLL it is essential that it is set high prior to any data transmission and that it remains high during the transmission. There are three different power drain modes:

- (i) Stand by (PD LOW, DATA LOW)
- (II) PLL Mode/Transmit SPACE (PD HIGH, DATA LOW)
- (III) Transmit MARK (PD HIGH, DATA HIGH)

**Phase noise and occupied bandwidth requirements (to be confirmed)**

Frequency Offset from Carrier KHz	Phase Noise dBc/Hz
	Data Rates
	1KB/s
12.5	-66
20	-76
25	-86
40	-86
50 and greater	-86

**APPLICATIONS INFORMATION**

**Power control**

The bias current for the power amplifier directly controls the output current (and hence the output power). The bias current is set by the external resistor connected between PWRC and ground.

The bias voltage on pin PWRC is nominally 1.20V and hence the modulation current  $I_{mod}$  is given by  $1.20/R$ . To a first order neither the linearity (harmonic spuri relative to fundamental) or the amplifier efficiency are affected by  $I_{mod}$ . the graph below shows typical simulation results for the amplifier current output with  $I_{mod}$  variation.




Figure 3 PWRC power control

**Frequency accuracy**

The stability of the output frequency is equal to that of the crystal referenced oscillator and shift in the VCO frequency during data modulation. To operate with a final output accuracy of  $\pm 66$ KHz at 433.92MHz (as required for use with the receiver KESRX01) would require a crystal with a tolerance specification of  $\pm 150$ ppm. This tolerance should encompass e.g. initial accuracy, temperature stability and ageing.

Operation at a final output frequency of 433.92MHz requires a crystal specified for operation at 13.56MHz.

**Antenna interface**

The IC is capable of directly interfacing to a PCB loop antenna as shown in the applications diagram (Figure 5)

Figure 4 is an equivalent circuit for a PCB loop antenna. The inductance of the loop is  $L_{ant}$  and this is in series with two resistors. These represent  $R_r$  the radiation resistance and  $R_s$  the series resistance of the antenna.

The Q of the antenna is defined as  $(\omega \cdot L_{ant} / (R_s + R_r))$  where  $\omega$  is the resonant frequency (rad/s) of the antenna.

At resonance the antenna can be transformed to the equivalent circuit on the right hand side (Figure 4). Here the equivalent parallel resistance  $R_p$  is given by

$$R_p = (R_s + R_r)(Q^2 + 1)$$

For example,  $L_s=40$ nH,  $f_0=433$ MHz,  $(R_s+R_r)=2.2$  ,  $Q=50$ , gives an equivalent parallel resistance of 5.4k $\Omega$ .

Typically the antenna will be d.c. referenced to VCC as shown in the applications diagram. The maximum voltage swing across the antenna is therefore limited by the RF saturation voltage of the output PA stage. This is of the order of 0.5V and hence the peak to peak voltage across the antenna will be  $2 \cdot (V_{CC} - 0.5V)$  e.g. 9V for  $V_{CC}=5V$ . This means that the maximum current that can be driven into the load is 1.7mA (peak-peak at the fundamental) and the external power control resistor should be set accordingly.

If it is necessary to drive more power into the antenna a possible way to accomplish this is to perform an impedance transformation to the antenna.

# KESTX03

The antenna also acts as a filter on unwanted harmonic spuri. The use of a balanced output suppresses the 2nd harmonic (and other even order harmonics).

The 3rd harmonic of the fundamental is not automatically suppressed. However even a Q as low as 10 will reduce the 3rd harmonic by a further 32dB relative to the fundamental.




Figure 4 Loop antenna

Note: The following application diagram is provided to assist the customer in using the IC. No guarantee can be made as to its correctness.




Figure 5 Application diagram

**COMPONENT LIST at 433.92MHz**

COMPONENTS	FUNCTION	VALUE	UNITS
R1	Output Power Control	TBA	kΩ
R2	PLL Loop Filter	TBA	Ω
C1	Antenna Tuning	Application Dependent	pF
C2	PLL Loop Filter	TBA	nF
C3	PLL Loop Filter	TBA	nF
X1	Parallel Resonant Crystal	13.56	MHz
C4	Crystal Oscillator	18	pF
C5	Crystal Oscillator	18	pF
C6	Data Side Band Control	TBA	pF
L1 and L2	Antenna tuning	Application dependent	nH

**TESTABILITY REQUIREMENTS**

This section is a summary of the observability and controllability requirements identified to simplify the production test requirements of the device.

1. Ability to directly drive XTAL oscillator from the tester (no crystal). The XTAL2 pin allows direct drive of the oscillator with an external clock source as shown in Figure 6. Typically a 200mVp clock signal is AC coupled to produce differential output on OP and OPB. (C=10nF, Rs (Source) <5k )




Figure 6 Direct drive of crystal oscillator

2. Control of the VCO frequency is obtained via the LF signal pin. The output of the dividers is tested by measuring the DC current output of the charge pump (with XTAL2 held at VCC ).

3. DC operation of the power amplifier is observed by measuring the current through the open collector outputs OUT and OUTB.



**SEMICONDUCTOR**

Internet: <http://www.mitelsemi.com>

**CUSTOMER SERVICE CENTRES**

- **FRANCE & BENELUX** Les Ulis Cedex  
Tel: (1) 69 18 90 00 Fax: (1) 64 46 06 07
- **GERMANY** Munich Tel: (089) 419508-20 Fax: (089) 419508-55
- **ITALY** Milan Tel: (02) 6607151 Fax: (02) 66040993
- **JAPAN** Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- **KOREA** Seoul Tel: (2) 5668141 Fax: (2) 5697933
- **NORTH AMERICA** Scotts Valley, USA  
Tel: (408) 438 2900 Fax: (408) 438 5576/6231

- **SOUTH EAST ASIA** Singapore  
Tel:(65) 333 6193 Fax: (65) 333 6192
- **SWEDEN** Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- **TAIWAN, ROC** Taipei Tel: 886 2 25461260 Fax: 886 2 27190260
- **UK, EIRE, DENMARK, FINLAND & NORWAY**  
Swindon Tel: (01793) 518000 Fax : (01793) 518582

These are supported by Agents and Distributors in major countries worldwide.

© Mitel 1998 Publication No. DS820 Issue No. 1.6 August 1998 TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRINTED IN UNITED KINGDOM

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.